Railway Supervision System Railways Transport Applications

Search data sheets

You are logged off.

Products    \   Expertise    \   Applications    \   Custom    \   Support    \   Corporate    \   Contact
The applications shown here are examples from our broad field of experience. If your application is different, we may have a solution at hand - or take the challenge to find one with you!
Take 2 minutes to take part in our Customer Satisfaction Survey.

Railways & Transport

Railway Supervision System


  • Custom 6U VMEbus master/slave board
  • 2 LVDS channel links
  • 4 MB dual-ported SDRAM
  • VMEbus interface, LVDS and RAM implemented in FPGA
  • 1 ESM™ Embedded System Module slot
  • -5 to +70°C operation temperature
  • Conformal coating
  • No critical components (e.g. sockets)
  • RTOS VxWorks®

The electronic equipment in this automated train control application is based on MEN's computer-on-module standard ESM™ Embedded System Module and used inside an ETCS level 2 system. ECTS (European Train Control System) is the new control-command system used as a basis for the European Rail Traffic Management System (ERTMS) that aims to reach a compatible rail network through all European states.

The exact train position is determined via a Doppler Radar under the traction vehicle and wheel encoders on the traction vehicle axes. Punctiform data transmission devices on the track (balises) are used for alignment (electronic milestones). The ECTS computer in the train transmits the measured position to the control center via Euroradio. The control center sends the needed information about the route, stops and speed back to the train.

The one-slot wide custom 6U VMEbus board designed as a part of the computer for the ETCS system comes with a slot for ESM™ Embedded System Modules, MEN's System-On-Module standard. It provides two high-speed LVDS channel links for universal I/O on the VMEbus and can be used as a reflective memory in a VMEbus system. The VMEbus master/slave interface is built up in FPGA. The board supports two LVDS channels on the front, each channel with a transmitter and a receiver. Two LVDS 21-bit channel link controllers convert the I/O signals of the FPGA into three LVDS data streams and vice versa.

For more information on mission-critical design and MEN's expertise in this field, please see the related page in our Expertise section.
© 2010 MEN Mikro Elektronik GmbH Get further info on MEN from sales[Remove this text]@menmicro.com Legal Notes