Log in News & Media | Downloads | Corporate | Careers | Legal Notes
(215) 542-9575
sales@menmicro.com

16Z076_QSPI - QSPI Interface

FPGA IP Core

The QSPI is a full-duplex, synchronous serial interface for communication with peripherals and other devices.

Download data sheet

Main Features

  • FPGA IP Core
  • Full duplex synchronous serial interface
  • Wishbone bus interface
16Z076_QSPI Product Image

Technical Data

Size
  • Logic elements (Altera Cyclone device family): 482 typ.
  • Pin count min.: 4
  • Pin count max.: 7
  • RAM: 4 x 4096 bits
System-Bus Interface
  • Wishbone bus interface compliant with Wishbone Specification B.3
  • 32-bit data transfer, 33MHz bus frequency
  • Supported Wishbone bus cycles
    • Single read/write
QSPI Functionality
  • Full-duplex, synchronous serial interface
  • Buffer size extended to 256 queue entrees
  • 33MHz basic frequency
  • Additional timer unit

Software

Linux
13MD05-90

MDIS5 System (and Device Driver) Package (MEN) for Linux. This software package includes most standard device drivers available from MEN.

Windows
13Z010-70

MDIS5 Windows driver (MEN) for 16Z076_QSPI devices

VxWorks
13Z010-06

MDIS4/2004 / MDIS5 low-level driver sources (MEN) for 16Z076_QSPI

QNX
13Z010-06

MDIS4/2004 / MDIS5 low-level driver sources (MEN) for 16Z076_QSPI

OS-9
13Z010-06

MDIS4/2004 / MDIS5 low-level driver sources (MEN) for 16Z076_QSPI

Documentation