Follow Us
16Z073_QDEC - Quadrature Decoder
FPGA IP Core
The 16Z073_QDEC is a quadrature decoder IP core which can be used to interface a rotary encoder switch with 2-bit quadrature coded output and with an optional pushbutton switch.
Main Features
- FPGA IP Core
- Wishbone bus interface
- Rotary encoder switch interface<
Technical Data
Size
- Logic elements (Altera Cyclone device family): 100 typ.
- Pin count min: 2
- Pin count max: 3
System-Bus Interface
- Wishbone bus interface compliant with Wishbone Specification B.3
- 32-bit data transfer, 33MHz bus frequency
- Supported Wishbone bus cycles
- Single read/write
Functionality
- Input for quadrature encoder
- 90 degress phase-shifted signals A and B
- Push-button signal
Software
Linux 13Z073-06
MDIS4/2004 / MDIS5 low-level driver sources (MEN) for 16Z073_QDEC
Windows 13Z073-70
MDIS4/2004 / MDIS5 Windows driver (MEN) for 16Z073_QDEC
VxWorks 13Z073-06
MDIS4/2004 / MDIS5 low-level driver sources (MEN) for 16Z073_QDEC
QNX 13Z073-06
MDIS4/2004 / MDIS5 low-level driver sources (MEN) for 16Z073_QDEC
Documentation
Data Sheets